Purchase Solution

Design of sync counter 0010 to 1101 using JK flip flops

Not what you're looking for?

Ask Custom Question

Design a synchronous counter using J-K flip-flops that will count from 0010 to 1101 repetitively.

a) Construct the "present state - next state" truth table.
b) Complete the required K-maps for the design.
c) Derive the minimised Boolean expressions for the J-K inputs.
d) Draw the logic diagram for the counter.

Purchase this Solution
Solution Summary

Construction of the "present state - next state" truth table is provided. The expert determines the completion of the required K-maps for the design. Derivation of the minimised Boolean expressions for the J-K inputs is determined.

Solution Preview

a) Construct truth table increasing the binary count by 1 each time until 1101 is reached, and then revert back to 0010.

Label the states, say DCBA for the prior state variables D, C, B and A defining this state. Label the next state with variables D+, C+, B+ and A+ so as to indicate the next count ...

Purchase this Solution
Free BrainMass Quizzes
Architectural History

This quiz is intended to test the basics of History of Architecture- foundation for all architectural courses.

Air Pollution Control - Environmental Science

Working principle of ESP

View More Free Quizzes
Related BrainMass Solutions

  • Truth Table : 4-Bit Synchronous Counter Using JK Flip-Flops

    Thanks for using BrainMass. Finish the following truth table for the 4-Bit Synchronous Counter Using JK Flip-Flops as shown in Figure below Clock Pulse No.

  • J-K Flip-Flops

    46725 J-K Flip-flops Using negative edge triggered J-K flip-flops, design a 3-bit synchronous sequence generator to generate the following sequence: 0,1,3,6,0..... 1.

  • Sequence generator circuit using JKs.

    JK Flip flops switch their state when J=K=1, and in this case when the clock pulse falls from "1" to "0".

  • Seqeuntial circuits, analysis, truth tables and state diags

    Analysing clocked flip-flop type circuits using K Maps and Boolean Algebra, producing next state tables and diagrams The diagram (Figure 1) below shows a sequential network consisting of 2 JK flip flops and inputs X,Y and with an output Z.

  • Flip-Flop Circuits

    Note: This assignment did not require the design of an inverse output (which is common thing in Flip Flops) Therefore the design is quite simplistic compared to the one found at: http://www.play-hookey.com/digital/d_nor_flip-flop.html Also check

  • Digital Circuits in Counters

    The counter will be able to count up to 2^12 = 4096. A counter with 11 flip-flops will be able to count up to 2^11 = 2048 only. The expert examines digital circuits in counters.

  • Design of a synchronous machine

    Design a clocked synchronous state machine with state/output table shown in the file, using D Flip-flops Use state variables Q0,Q1,Q2 with state assignment A=000 B=001 C=010 D=011 E=100 F=101 Use Don't care to minimize the circuit where appropriate.

  • Two D-Type Flip-Flop Questions

    IC 2 is a 3-line to 8-line decoder/demultiplexer (e.g. 74ALS138). In this circuit the output Y2 goes low for an input of CBA = 010, and is high otherwise. a. Draw a circuit to perform the function of IC 1 using D-type flip-flops.

  • Output Decisions in Perfect Competition

    Firm should continue to operate in short run as it is making economic profit. The solution depicts the steps to estimate the profit of a perfectly competitive firm. The equilibrium price and quantities are examined.

View More Related Solutions