Purchase Solution

Format of Memory Address for Various Cache Organizations

Not what you're looking for?

Ask Custom Question

Consider a byte-addressable computer with 24-bit addresses, a cache capable of storing a total of 64KB of data, and blocks of 32 bytes. Show the format of a 24-bit memory address for:

A. Direct Mapped Cache: word, block, tag (number of bits in decimal)
B. Fully Associative Cache: word, tag (number of bits in decimal)
C. 4-way set Associative Cache: word, set, tag (number of bits in decimal)

Purchase this Solution
Solution Summary

Solution shows relevant computations as to how the size of different fields of memory address is obtained in each case.

Solution Preview

Given that it is a byte-addressable computer with 24-bit addresses.

Size of cache (Sc) = 64 KB or 64*1024 bytes or 2^16 bytes
Size of cache block (Sb) = 32 bytes or 2^5 bytes
Number of cache blocks (Nb) = Sc/Sb = 2^16/2^5 = 2^11

A. In case of direct ...

Purchase this Solution
Free BrainMass Quizzes
Java loops

This quiz checks your knowledge of for and while loops in Java. For and while loops are essential building blocks for all Java programs. Having a solid understanding of these constructs is critical for success in programming Java.

C# variables and classes

This quiz contains questions about C# classes and variables.

C++ Operators

This quiz tests a student's knowledge about C++ operators.

Word 2010: Tables

Have you never worked with Tables in Word 2010? Maybe it has been a while since you have used a Table in Word and you need to brush up on your skills. Several keywords and popular options are discussed as you go through this quiz.

Word 2010: Table of Contents

Ever wondered where a Table of Contents in a Word document comes from? Maybe you need a refresher on the topic? This quiz will remind you of the keywords and options used when working with a T.O.C. in Word 2010.

View More Free Quizzes
Related BrainMass Solutions

  • Set Associative Cache

    If this cache is a 4-way set-associative, what is the format of a memory address as seen by the cache?

  • Calculations on Direct Mapped Cache

    Answer: Format is for read Only And size of tag = 2^2 = 4 bytes Size of block = 2^6= 64 bytes Size of offset fields = 2^8=256 bytes c) To which cache block will the memory address 13A4498A(16) ma?

  • Set Associative Cache: Main Memory Address Format

    145888 Set Associative Cache: Main Memory Address Format Given a word addressable machine, with following memory configuration. - 64 cache lines divided into 4 sets. - main memory contains 4K blocks of 128 words each.

  • Direct Mapped Cache - Memory Blocks

    What is the format of a memory address as seen by the cache? That is, what are the sizes of the tag, block and word fields? C. To which cache block will the memory reference (20DB63)base16 map?

  • Direct-mapped cache, Fully-associative cache

    A computer using fully-associative cache has 2^32 words of main memory and a cache of 1024 blocks. Each cache block contains 32 words. a) How many blocks of main memory are there? b) What is the format of a memory address as seen by the cache?

  • Cache associativity: memory and cache blocks mapping

    (i) Under 2-way set associative organization, the cache of 16 blocks will be organized in 8*2 format i.e. 8 sets of size 2 blocks each.

  • Numerical: direct mapped cache and byte addressable memory

    Number of bits required to address a byte in memory = 16 So number of bits available for using as tag = 16 - (3+5) = 8 Hence, 16 bit memory address will be divided into tag, line number and byte number as bits 0..2 = byte number bits 3..7 =

  • Electrical Engineering - Memory

    135521 Electrical Engineering - Memory Question 1 (a) A certain cache has an access time of 2 nanoseconds and a hit percentage of 95%. If the main memory access time is 8 nanoseconds, what is the average access time for a read operation?

  • Multiple Choice, nine part question involving memory

    E. none of the above is correct. 1-4 A typical overlay structure contains A. overlay bit for running each phase. B. overlay cache memory to increase the CPU performance.

View More Related Solutions