Purchase Solution

Addressable Memory

Not what you're looking for?

Ask Custom Question

32 bit computer
32 bit instruction: 2 fields:opcode field and immediate operand or operand address
opcode = 1 byte wide
express answer in powers of 2
1. give number of available unique instructions
2. give max indrectly addressable mem capacity in bytes.
3. give max directly addressable memory capacity in bytes.
4. give bits needed for the program counter and instruction register.
5. max value of an unsigned data operand.

Please show how you got the answers.

Purchase this Solution
Solution Summary

The following posting addresses an addressable memory problem.

Solution Preview

32-bit computer
32-bit instruction: 2 fields:opcode field and immediate operand or operand address
opcode = 1-byte wide
express ans in powers of 2
1.give number of available unique instructions
2.give max indrectly addressable mem capacity in bytes.
3.give max directly addressable memory capacity in bytes.
4 give bits needed for the program counter and instruction register.
5 max value of an unsigned data operand.

Answers:

Here is the pictorial representation of first two lines of your question.

0 78 31

Opcode(bits) Operand (24 bits)

1. 2exp 32 unique instructions are possible.
How?
Ex: if the Machine is of 3 bits. Then the following combination if possible out of those 3 bits

000
001
010
011
100
101
111

Now each of these combinations can be an instruction to the machine. Like 000 can be used to instruct the machine to write. 001 to move; 010 to load ...

Purchase this Solution
Free BrainMass Quizzes
Word 2010: Tables

Have you never worked with Tables in Word 2010? Maybe it has been a while since you have used a Table in Word and you need to brush up on your skills. Several keywords and popular options are discussed as you go through this quiz.

Javscript Basics

Quiz on basics of javascript programming language.

Basic Networking Questions

This quiz consists of some basic networking questions.

Excel Introductory Quiz

This quiz tests your knowledge of basics of MS-Excel.

C++ Operators

This quiz tests a student's knowledge about C++ operators.

View More Free Quizzes
Related BrainMass Solutions

  • Addressable Memory

    149672 Addressable memory What is meant by addressable memory capacity? What is meant by directly addressable memory capacity? "What is meant by addressable memory capacity?

  • Numerical: direct mapped cache and byte addressable memory

    145891 Numerical: Direct Mapped Cache and Byte Addressable Memory Given, a byte addressable main memory of 2^16 bytes and block size of 8 bytes, using direct mapped cache consisting of 32 lines. a.

  • Format of Memory Address for Various Cache Organizations

    301945 Format of Memory Address for Various Cache Organizations Consider a byte-addressable computer with 24-bit addresses, a cache capable of storing a total of 64KB of data, and blocks of 32 bytes.

  • Calculations on Direct Mapped Cache

    577777 Direct Mapped Cache Suppose a computer using direct mapped cache has 2^32 bytes of byte-addressable main memory, and a cache size of 512 bytes, and each cache block contains 64 bytes. a). How many blocks of main memory address are there?

  • Big Endian/Little Endian

    The decimal value (2049)base10 is to be stored as a 32-bit word in memory. Using 2's-complement representation, the value should be stored using 4 bytes of a byte-addressable memory, specifically at locations 20 through 23, inclusive.

  • Set Associative Cache: Main Memory Address Format

    145888 Set Associative Cache: Main Memory Address Format Given a word addressable machine, with following memory configuration. - 64 cache lines divided into 4 sets. - main memory contains 4K blocks of 128 words each.

  • Determining the Correct Way to Use Address Bits

    300438 Determining the Correct Way to Use Address Bits Given a memory of 2048 bytes consisting of several 64x8 RAM chips, and assuming byte addressable memory, which of the following seven diagrams indicates the correct way to use the address bits?

  • ARC Subroutine that Performs a Swap Operation

    UPDATE: The ARC is a 32-bit machine with byte addressable memory. It can manipulate 32 bit data types, but all data is stored in memory as bytes, and the address of a 32 bit word is the address of its byte that has the lowest address.

  • Cache: Expected access time, Address reference format

    What is the expected access time for the following cache configuration: Primary Cache: access time, 1 cycle; hit ratio, 80% Secondary Cache: access time, 10 cycles; hit ratio, 96% Memory: access time, 100 cycles. b.

View More Related Solutions