Purchase Solution

Computer Architecture (Cache mapping)

Not what you're looking for?

Ask Custom Question

Consider a column associative cache with 32 lines. This question assumes that all references are to memory lines; that is, a block of bytes from memory rather than a single memory word.

a. What lines do 5, 21, 34, and 50 map to directly? (Consider the references to be memory line references.)

b. What lines do 5, 21, 34 map to rehashed? (Use flipping the high bit of the index selector bits.)

Purchase this Solution
Solution Summary

As it is not specified in the question, this solution assumes that the specified memory lines references are independent of each other.

Solution Preview

Since we are having 32 cache lines, we will have 5 (2^5 = 32) index selector bits, out of which most significant index selector bit will be used for flipping in case of rehashing.

As it is not specified in the question, I am assuming that the specified memory lines ...

Purchase this Solution
Free BrainMass Quizzes
Basic Computer Terms

We use many basic terms like bit, pixel in our usual conversations about computers. Are we aware of what these mean? This little quiz is an attempt towards discovering that.

C# variables and classes

This quiz contains questions about C# classes and variables.

Java loops

This quiz checks your knowledge of for and while loops in Java. For and while loops are essential building blocks for all Java programs. Having a solid understanding of these constructs is critical for success in programming Java.

Javscript Basics

Quiz on basics of javascript programming language.

Word 2010: Table of Contents

Ever wondered where a Table of Contents in a Word document comes from? Maybe you need a refresher on the topic? This quiz will remind you of the keywords and options used when working with a T.O.C. in Word 2010.

View More Free Quizzes
Related BrainMass Solutions

  • Cache associativity: memory and cache blocks mapping

    Consider that cache blocks will be distributed among sets 0-3 like 0-3, 4-7, 8-11, 12-15 in increasing order. 0 : 0, 44 1 : 45, 2 : 2, 10, 26 3 : 35 So, we can say that mapping of memory block numbers and cache block numbers in this case, will

  • Apache Derby iBATIS

    The class-type architecture is orthogonal to your hardware/network architecture.

  • Direct-mapped cache, Fully-associative cache

    377939 A computer using direct-mapped cache has 2^24 words of main memory and a cache of 256 blocks. 1. A computer using direct-mapped cache has 2^24 words of main memory and a cache of 256 blocks. Each cache block contains 64 words.

  • Set Associative Cache

    Suppose that a computer using a set-associative cache has 2^16 words of main memory and a cache of 32 blocks, where each cache block contains 8 words. A.

  • Advantages of RISC architecture

    - RISC architecture simplifies many aspects of processor design: allowing instructions to be fixed-length, simplifying pipelines, and isolating the logic for dealing with the delay in completing a memory access (cache miss, etc.) to only two instructions

  • Format of Memory Address for Various Cache Organizations

    301945 Format of Memory Address for Various Cache Organizations Consider a byte-addressable computer with 24-bit addresses, a cache capable of storing a total of 64KB of data, and blocks of 32 bytes.

  • basic structure/architecture of CPUs

    The basic structure/architecture of CPUs is demonstrated.

  • Memory

    Detail ALL features that cache and virtual memory have in common. Hi, a. A cache memory is a memory built into the central processing unit with a much smaller size than the main memory of a computer but is much faster to access.

  • Size of direct mapped cache

    158736 How many bytes of memory can be stored in the direct-mapped cache with the given configuration? Suppose, a computer has 2^16 bytes of main memory. There is a direct-mapped cache of 1K lines with a line size of 4 bytes.

View More Related Solutions