Explore BrainMass
Share

Explore BrainMass

    Adder implementation for NAND Gate

    This content was COPIED from BrainMass.com - View the original, and get the already-completed solution here!

    We've said that NANDs (or NORs) only may be used to implement any combination of the 7 basic Boolean logic units which, in turn, may be used to construct circuits to do base 2 arithmetic. Shown below is an implementation of a full-adder using 9 NAND gaes. Each NAND can be made using 2 NMOS and 2 PMOS transistors, for a total of 36 MOSFETS to obtain the 2-digit full-adder.

    (See attached file for full problem description)

    © BrainMass Inc. brainmass.com October 9, 2019, 6:09 pm ad1c9bdddf
    https://brainmass.com/engineering/electronic-engineering/adder-implementation-nand-gate-79796

    Attachments

    Solution Summary

    This solution provides an analysis for a question involving NAND only implementation of a full-adder.

    $2.19