Explore BrainMass
Share

Flip-Flops

This content was STOLEN from BrainMass.com - View the original, and get the already-completed solution here!

S-R flipflops have a forbidden state that makes them hard to use. Some designers switched to the following flipflop instead. Fill in the timing diagram shown. Then, describe what the flipflop does in each of the cases of M and N (i.e explain what the output does for each combination of the inputs). Note that filling in this timing diagram will require you to do both Y and Q for each clock cycle before moving on to the next clock cycle.

Note that the S-R latch is active high.

Please see the attached image for further details.

© BrainMass Inc. brainmass.com October 25, 2018, 4:49 am ad1c9bdddf
https://brainmass.com/engineering/electrical-engineering/flip-flops-395701

Attachments

Solution Summary

This posting contains the solution to the given problems.

$2.19
See Also This Related BrainMass Solution

J-K Flip-flops

Using negative edge triggered J-K flip-flops, design a 3-bit synchronous sequence generator to generate the following sequence:
0,1,3,6,0.....
1. Draw up a table showing the input requirements on the J & K terminals for the four possible changes of state at the output. The table should be headed: PRESENT Q, NEXT Q, INPUTS J,K.
2. Draw up a state table for the required sequence showing:
PRESENT OUTPUT STATE,NEXT OUTPUT STATE, JK INPUTS

For each state change. Treat the states 2,4,5&7as "don't care" states.
3. Using karnaugh maps for Jc Kc,Jb Kb and Ja Ka derive the minimised expressions required for each.
4. Draw a block diagram of your solution.
5. Describe what would happen if the circuit were to take up any of the "don't care" states at switch-on. Would there be a problem ? If so, how would you overcome it? Show how you derived your answer.

View Full Posting Details