Purchase Solution

CPU flags as a result of addition of two 8-bit numbers

Not what you're looking for?

Ask Custom Question

If the last operation performed on a computer with an 8-bit word was an addition in which the two operands were 00000010 and 00000011, what would be the value of the following flags?

Carry
Zero
Overflow
Sign
Even parity
Half-carry

Purchase this Solution
Solution Summary

Solution also gives brief explanation for each of the flag value.

Solution Preview

Result of addition of 00000010 and 00000011 is 00000101.

Carry Flag = 0, No carry results from above addition; ...

Purchase this Solution
Free BrainMass Quizzes
Javscript Basics

Quiz on basics of javascript programming language.

Basic Networking Questions

This quiz consists of some basic networking questions.

Excel Introductory Quiz

This quiz tests your knowledge of basics of MS-Excel.

Inserting and deleting in a linked list

This quiz tests your understanding of how to insert and delete elements in a linked list. Understanding of the use of linked lists, and the related performance aspects, is an important fundamental skill of computer science data structures.

Word 2010: Tables

Have you never worked with Tables in Word 2010? Maybe it has been a while since you have used a Table in Word and you need to brush up on your skills. Several keywords and popular options are discussed as you go through this quiz.

View More Free Quizzes
Related BrainMass Solutions

  • Addition of two numbers in IEEE 754 format

    454989 Addition of two numbers in IEEE 754 format A) a=3f200000, b=be600000 B) a=3f200000, b=ff800000 C) a=01100000, b=80e00000 I have no idea were to start really.

  • Data Types

    Q3.Write the result of the following addition as both 8-bit binary and decimal numbers.

  • IEEE 754 floating point number addition

    The sign bit is zero as the number is positive.

    Addition of numbers:
    To add two IEEE 754 format numbers, the exponents of the two numbers should be aligned. If they are not, then shifting of bits is required.

  • binary, numbers, fraction, decimal, step

    Remember we can add as many 0s to the left of MSB or as many 0s to the right of the fraction without changing the value of a binary number. Now let's add one bit at a time, C is the carry bit for the addition of the next two bits on the left.

  • Combinational Arithmetic Circuit : Sum of n k-bit numbers

    [a] When you add two numbers of k-bits each, it can result in a number that might require (k+1) bits to store.

  • Describe the sequence of events

    The sequence of events is as follows: 1.load the value of x from memory to register 0; load R0, M[x] 2.load the value of y from memory to register 1; load R1, M[y] 3.CPU add the contents in R0 and R1 , put the result in R0, add R0, R0,

  • two two's-complement integers

    19765 Adding five bit two's complement numbers I need to show the results of adding the following pairs of five-bit(i.e., one sign bit and four data bits) two's complement numbers and indicate whether or not overflow occurs for each case a. 10110

  • Two's complement numbers: addition, conversion to decimal

    306413 Two's complement numbers: addition, conversion to decimal 1). Assume that the two numbers shown below are in 6-bit 2's complement form. Convert each one to decimal form. A. (110101)base2cm B. (010101)base2cm 2). A.

  • 16 bit floating point format

    If addition overflow is represented by appropriate infinity value, then the result of above addition will be +infinity and will be represented as (7C00)H.

View More Related Solutions