Explore BrainMass
Share

EMC and Logic Gate Transitions

This content was COPIED from BrainMass.com - View the original, and get the already-completed solution here!

A logic gate drives a load, which has a resistance of 1 k(omega) and a capacitance of 20 pF. The pritned circuit track connecting the gate to its load has an 40 pF capacitance to ground. The output changes state from 2.5 V to 0 V in 200 ps.

a) Determine the maximum output current.
b) What EMC hazard does the situation present?
c) How should the hazard be controlled? You may assume that the circuit is not required to toggle at rates higher than 10 kHz.

© BrainMass Inc. brainmass.com March 22, 2019, 3:44 am ad1c9bdddf
https://brainmass.com/engineering/electronic-engineering/emc-logic-gate-transitions-630784

Attachments

Solution Summary

An analysis of how rapid logic transitions can cause current spikes during transition periods due to capacitive loading of logic gates.

$2.19