A logic gate drives a load, which has a resistance of 1 k(omega) and a capacitance of 20 pF. The pritned circuit track connecting the gate to its load has an 40 pF capacitance to ground. The output changes state from 2.5 V to 0 V in 200 ps.
a) Determine the maximum output current.
b) What EMC hazard does the situation present?
c) How should the hazard be controlled? You may assume that the circuit is not required to toggle at rates higher than 10 kHz.
An analysis of how rapid logic transitions can cause current spikes during transition periods due to capacitive loading of logic gates.