The circuit shown in Figure B2 (in the attachment) is of a CMOS inverter driving a capacitive load. VDD represents logic level "1" and zero volts logic level "0". M1 is an nMOS device and M2 is a pMOS device.
Calculate the approximate switching time that is obtained if the output is loaded by a capacitance, CL, of 0.2 pF due to interconnections and the inputs of other gates.
Please refer to the attachment for full details.© BrainMass Inc. brainmass.com February 24, 2021, 2:06 pm ad1c9bdddf
Solution cites the relevant formulas used in computation and briefly explains the steps in computation.