Explore BrainMass
Share

Divide by 3 clock in 4 easy steps

This content was COPIED from BrainMass.com - View the original, and get the already-completed solution here!

"Divide by 3 clock with 50% duty cycle" is the most commonly asked ASIC design question.
This solution gives a simple design in which only 1 counter is required which works only on positive edge of the clock.

In 4 easy steps, one will have a divide by 3 clock with 50% duty cycle.

© BrainMass Inc. brainmass.com March 22, 2019, 1:27 am ad1c9bdddf
https://brainmass.com/engineering/electrical-engineering/divide-clock-easy-steps-538800

Solution Preview

Divide by 3 the easy way

clk
1 0 1 0 1 0 1 0 1 0 1 0
Step 1 : Have a 2 bit counter counting 0, 1, 2 and ...

Solution Summary

"Divide by 3 clock with 50% duty cycle" is the most commonly asked ASIC design question.

$2.19