How to design a logic configuration which will operate, on a bit-by-bit basis, and determine the correct comparison after n(=4) clock pulses.
XILINX (programme) can be used to design such configuration.
If any one can help me with this, I would be very grateful, Thank you in advance.
(See attached file for full problem description)
This solution provides a diagram and description for designing a logic configuration.